Agilent EEsof EDA’s Controlled Impedance Line Designer from Agilent Technologies Inc. optimizes stack up and line geometry for multigigabit-per-second chip-to-chip links, using the most relevant ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results