•Implemented AES algorithm in Verilog HDL to achieve high throughput and low footprint. •Verified encryption and decryption operations using VCS. •Used assertions to decrease debugging time.
Results that may be inaccessible to you are currently showing.
Hide inaccessible results